Supplier profileUnited States

Amkor Technology

Outsourced semiconductor assembly and test

Provides package design, wafer preparation, die attach, wire bond, flip chip, stacked-die assembly, and semiconductor test services.

Evidence status

Rests on the organisation’s own published documentation

The technical statements here come from documents the organisation publishes about itself. They were read and recorded, so what the company says is accurately reported.

Rely on this page for

What an organisation states about its own products, services and declared scope.

Do not rely on it for

Measured performance, reliability, yield, adoption, or any comparison with another supplier. A company describing itself is not an independent test of it.

What public evidence supports

Amkor describes stacked-die, wire-bond and flip-chip assembly, advanced wafer thinning, RDL processes, and test services.

Evidence boundary

A published package platform or technical paper does not establish qualification for a named product or production commitment.

Linked process capabilities

The links below show where the documented capability fits in the chip lifecycle. They are not customer or qualification claims.

Process

Advanced packaging

How substrates, RDL, interposers, TSVs, fan-out, chiplets, memory stacks, assembly, test, and thermal design become one system.

Process

Wafer sort

How process-monitor structures and individual die are electrically probed before assembly, generating parametric evidence and known-good-die candidates.

Process

Thinning & dicing

How finished wafers are protected, back-ground, stress-relieved, singulated, inspected, picked, and transferred without damaging thin die.

Process

Substrates & RDL

How organic substrates, interposers, and redistribution layers fan dense die connections into package-scale power, signal, and board interfaces.

Process

Wire bond & flip chip

How die are attached and electrically connected by fine wires or area-array bumps, and why each architecture creates different process windows.

Process

Underfill & encapsulation

How polymeric materials fill interconnect gaps, redistribute stress, protect die and wires, and become a permanent part of package reliability.

Process

Final test & burn-in

How packaged devices are screened, characterized, binned, stressed, and exercised in increasingly system-like conditions before shipment.

Applied in Intelligence

Briefs using this capability context

These links identify where the supplier’s public capability profile supports an analytical brief. They do not imply endorsement, customer status, or process-of-record qualification.

Intelligence brief

Southeast Asian Power Semiconductor Manufacturing: Capability and Risk

Assessing Southeast Asia's realistic role in power semiconductor sourcing, evaluating geopolitical risk reduction, OSAT flexibility, and constraints in process control.

Intelligence brief

Bare-Die Storage: Degradation and Custody Controls

An architectural assessment of surplus semiconductor chip management, mechanical tape degradation, bond pad oxidation kinetics, and inventory custody protocols.

Intelligence brief

AI Infrastructure Cycles: Capacity, Demand, and Downturn Risk

An architectural assessment of the AI-driven capital expenditure super-cycle, the impending infrastructure digestion phase, and the structural bifurcation of the semiconductor downturn.

Intelligence brief

Smartphone Application-Processor Packaging: Architecture and Reliability

A decision framework for selecting fan-out, flip-chip, and package-on-package architectures for smartphone application processors, assessing supplier routes, and interpreting reliability evidence without treating a single test threshold as universal.

Intelligence brief

Smartphone Packaging Contracts: Yield, Capacity, and Risk Allocation

A contract-design framework for allocating capacity, materials, assembly, test, yield, quality, and high-value die risk among smartphone AP owners, OSATs, and package-substrate suppliers.

Intelligence brief

System-Level Test for AI Semiconductors

An evaluation of system-level test (SLT) practices for AI semiconductors, detailing test times, mass production realities, and key buying factors for test sockets.

Intelligence brief

Semiconductor Substrate Pricing: A Cost-Pass-Through Framework

An analysis of price increase tolerance thresholds for semiconductor package substrates and PCBs from the perspective of package manufacturers and end OEMs.

Intelligence brief

Advanced-Packaging Test and Co-Packaged-Optics Sockets

An assessment of pre-assembly RDL-interposer screening for AI packages and the opto-electrical socket requirements created by co-packaged optics.

Intelligence brief

Embedded Power Modules: NTC Thermistor Requirements

A technical requirement assessment for NTC thermistors as power modules move toward embedded-die packaging and high-temperature sintered interconnects.

Sources

  1. [1]IC Semiconductor Test Services · Amkor Technology · accessed 2026-08-13
  2. [2]3D Stacked Die Packaging · Amkor Technology · accessed 2026-08-13
  3. [3]A New RDL-First PoP Fan-Out Wafer-Level Package Process · Amkor Technology · 2020 · accessed 2026-08-13

Direct answer

  • Provides package design, wafer preparation, die attach, wire bond, flip chip, stacked-die assembly, and semiconductor test services.

Mechanism and method

  • Amkor describes stacked-die, wire-bond and flip-chip assembly, advanced wafer thinning, RDL processes, and test services.

Limitations

  • A published package platform or technical paper does not establish qualification for a named product or production commitment.

What this does not establish

  • A published package platform or technical paper does not establish qualification for a named product or production commitment.

Related records